Formalizing Hardware Security Mechanisms or "A Generic Framework to Develop and Verify Security Mechanisms at the Microarchitectural Level: Application to Control-Flow Integrity"

Matthieu Baty^{1,3}, Pierre Wilke¹, Guillaume Hiet¹, Arnaud Fontaine², Alix Trieu²

¹CIDRE, CentraleSupélec Rennes, Inria, ²ANSSI ³Currently visiting student at the SystemF lab (EPFL)

July 12th, 2023







Motivation: a stack of abstractions

Program e.g. CompCert (formal ✓)

> Operating System e.g. seL4 (formal ✓)

Instruction Set Architecture e.g. Sail RISC-V (formal ✓)

Microarchitecture e.g. Verilog (not formal X)

The **microarchitecture** is the lowest common denominator.

The security of a layer depends on the correctness of all those below it.

We want to:



We want to:

Develop RISC-V processors...



We want to:

► Develop RISC-V processors... with security mechanisms!



We want to:

- ► Develop RISC-V processors... with security mechanisms!
- Describe the properties that our mechanisms enforce (formal specification)



We want to:

- Develop RISC-V processors... with security mechanisms!
- Describe the properties that our mechanisms enforce (formal specification)
- Certify that our implementation is correct w.r.t. the specification (formal proof)

We build a formal verification framework for a Hardware Description Language.

We build a formal verification framework for a Hardware Description Language.

We are able to:

We build a formal verification framework for a Hardware Description Language.



We are able to:

Develop hardware with a formal HDL

We build a formal verification framework for a Hardware Description Language.



We are able to:

- Develop hardware with a formal HDL
- Reason about its behavior

We build a formal verification framework for a Hardware Description Language.



We build a formal verification framework for a Hardware Description Language.





1 The Kôika language

2 Implementing and specifying a shadow stack in Kôika

3 A verification framework



1 The Kôika language

2 Implementing and specifying a shadow stack in Kôika

3 A verification framework

The Kôika project



The Essence of BlueSpec, PLDI'20, Thomas Bourgeat et al. https://github.com/mit-plv/koika

A Hardware Description Language embedded in Coq.

Kôika is a rule-based register-transfer level language:

- Hardware is described as a set of rules
- During each cycle, all rules are scheduled to be executed
- ► The semantics treats the rules sequentially
- ▶ ... but the compiler ensures that everything runs in parallel in the end
- ► A rule may be **cancelled** in the presence of **conflicts**



- ► One stage = one rule
- The stages communicate through buffers (FIFOs of size 1)
- Writing to a full FIFO is considered a conflict
- Rules are skipped on cycles on which their inclusion would lead to conflicts
- Consequence: the stalling behavior is implicit!



- ► One stage = one rule
- The stages communicate through buffers (FIFOs of size 1)
- ▶ Writing to a full FIFO is considered a conflict
- Rules are skipped on cycles on which their inclusion would lead to conflicts
- Consequence: the stalling behavior is implicit!



- ► One stage = one rule
- The stages communicate through buffers (FIFOs of size 1)
- Writing to a full FIFO is considered a conflict
- Rules are skipped on cycles on which their inclusion would lead to conflicts
- Consequence: the stalling behavior is implicit!



- One stage = one rule
- The stages communicate through buffers (FIFOs of size 1)
- Writing to a full FIFO is considered a conflict
- Rules are skipped on cycles on which their inclusion would lead to conflicts
- Consequence: the stalling behavior is implicit!



- ► One stage = one rule
- The stages communicate through buffers (FIFOs of size 1)
- Writing to a full FIFO is considered a conflict
- Rules are skipped on cycles on which their inclusion would lead to conflicts
- Consequence: the stalling behavior is implicit!



- ► One stage = one rule
- The stages communicate through buffers (FIFOs of size 1)
- Writing to a full FIFO is considered a conflict
- Rules are skipped on cycles on which their inclusion would lead to conflicts
- Consequence: the stalling behavior is implicit!



- ► One stage = one rule
- The stages communicate through buffers (FIFOs of size 1)
- Writing to a full FIFO is considered a conflict
- Rules are skipped on cycles on which their inclusion would lead to conflicts
- Consequence: the stalling behavior is implicit!



- ► One stage = one rule
- The stages communicate through buffers (FIFOs of size 1)
- Writing to a full FIFO is considered a conflict
- Rules are skipped on cycles on which their inclusion would lead to conflicts
- Consequence: the stalling behavior is implicit!



- ► One stage = one rule
- The stages communicate through buffers (FIFOs of size 1)
- ▶ Writing to a full FIFO is considered a conflict
- Rules are skipped on cycles on which their inclusion would lead to conflicts
- Consequence: the stalling behavior is implicit!



- ► One stage = one rule
- The stages communicate through buffers (FIFOs of size 1)
- Writing to a full FIFO is considered a conflict
- Rules are skipped on cycles on which their inclusion would lead to conflicts
- Consequence: the stalling behavior is implicit!



- One stage = one rule
- The stages communicate through buffers (FIFOs of size 1)
- Writing to a full FIFO is considered a conflict
- Rules are skipped on cycles on which their inclusion would lead to conflicts
- Consequence: the stalling behavior is implicit!



- ► One stage = one rule
- The stages communicate through buffers (FIFOs of size 1)
- Writing to a full FIFO is considered a conflict
- Rules are skipped on cycles on which their inclusion would lead to conflicts
- Consequence: the stalling behavior is implicit!



- ► One stage = one rule
- The stages communicate through buffers (FIFOs of size 1)
- Writing to a full FIFO is considered a conflict
- Rules are skipped on cycles on which their inclusion would lead to conflicts
- Consequence: the stalling behavior is implicit!



- ► One stage = one rule
- The stages communicate through buffers (FIFOs of size 1)
- Writing to a full FIFO is considered a conflict
- Rules are skipped on cycles on which their inclusion would lead to conflicts
- Consequence: the stalling behavior is implicit!



- ► One stage = one rule
- The stages communicate through buffers (FIFOs of size 1)
- Writing to a full FIFO is considered a conflict
- Rules are skipped on cycles on which their inclusion would lead to conflicts
- Consequence: the stalling behavior is implicit!

The Kôika developers actually provide such a processor (RISC-V):

- Embedded-class (4-stage pipeline, RV32I, unprivileged, no interrupts)
- ► 1000 lines of code
- Can run on FPGAs
- ► Not formally verified

We will extend this processor with a certified security mechanism.



1 The Kôika language

2 Implementing and specifying a shadow stack in Kôika

3 A verification framework

Motivation: return-oriented programming



The stack stores information about the active functions.

Motivation: return-oriented programming



Function calls push the appropriate data on the stack.
	Stack					
stack) frame	f1 parameters					
	f1 return address					
	f1 local variables					
ĺ	f2 parameters					
stack / frame	f2 return address					
	f2 local variables					
stack frame	f3 parameters					
	f3 return address					
	f3 local variables					

Function calls push the appropriate data on the stack.

	Stack					
stack / frame	f1 parameters					
	f1 return address					
	f1 local variables					
ĺ	f2 parameters					
stack / frame	f2 return address					
	f2 local variables					
stack frame	f3 parameters					
	f3 return address					
	f3 local variables					

When a function returns, we jump back to the address stored on the stack...



... and the stack is popped.



Code can overwrite the stack, sometimes with malicious intents. What happens when a return is reached?



System compromised! Let's start again but with a shadow stack

(*à la* Intel CET).





This time, we copy return addresses in a **program**



This time, we copy return addresses in a program



On a function return, we ensure that both stacks agree about the return address.



On a function return, we ensure that both stacks agree about the return address.











Shadow stack — implementation

- Our shadow stack lives in a program-invisible secondary memory of limited size
- ► All accesses happen implicity on function calls/returns
- ▶ When a violation is detected, we halt the processor (remember, no interrupts)
- No support for context switching
- Less than 100 additional lines of code









Proving properties of Kôika designs



Proving properties of Kôika designs



Proving properties of Kôika designs



Performance! For non-trivial designs, most tactics take minutes to hours and consume an absurd amount of RAM.

No single cause, combination of:

- Rigidity of Coq's evaluation tactics
- Complexity of Kôika's semantics





1 The Kôika language

2 Implementing and specifying a shadow stack in Kôika

3 A verification framework

Proofs on Kôika designs

Somewhat counter-intuitively, **compiling** high-level Kôika designs into a **lower-level representation** facilitates proofs.



Proofs on Kôika designs

Somewhat counter-intuitively, **compiling** high-level Kôika designs into a **lower-level representation** facilitates proofs.



Intermediate Reasoning Representation (IRR)

IRR:

- ► Is a representation of how register values are updated during a cycle.
- ► Consists of:
 - A list of variables.
 - A mapping from registers to the variables which describe their values at the end of a cycle.
- Conflicts management is encoded explicitly in these expressions.

We prove the compiler from Kôika to IRR correct.

The compiler is efficient, however it tends to produce large sets of deep expressions:

- Control logic is explicit
- ► The model is large

Furthermore, the values of the registers is usually symbolic.

Formal reasoning is still impractical...

Efficient proofs with IRR

We implement a generic collection of verified transformations on IRRs, akin to standard compilers passes:

- Constants propagation
- ▶ Replacement of variables with an arbitrary expression proven equivalent
- Hypothesis application

▶ ...

These transformations can be applied **manually by the user** or using **automatic tactics**.

```
Registers : {a, b}.
Rule r1 :
  let x := read a in
  let y := read b in
  if x == 0 then
   write b (v - v)
  else
    (write b 1; write a
Schedule : [r1].
```

		Initial
	1	а
	2	b
	3	$v_1 == 0$
	4	V2 - V2
2).	5	1
	6	2
	7 (a)	if v_3 then a else v_6
	8 (b)	if v_3 then v_4 else v_5

```
Registers : {a, b}.
Rule r1 :
  let x := read a in
  let y := read b in
  if x == 0 then
   write b (v - v)
  else
    (write b 1; write a 2).
Schedule : [r1].
```

		(d 3
		(reg
	Initial	Prune
1	а	
2	b	
3	$v_1 == 0$	
4	<i>v</i> ₂ - <i>v</i> ₂	
5	1	
6	2	
7 (a)	if v_3 then a else v_6	
8 (b)	if v_3 then v_4 else v_5	

```
Registers : {a, b}.
Rule r1 :
  let x := read a in
  let y := read b in
  if x == 0 then
   write b (y - y)
  else
    (write b 1; write a 2).
Schedule : [r1].
```



```
Registers : {a, b}.
Rule r1 :
  let x := read a in
  let y := read b in
  if x == 0 then
   write b (v - v)
  else
    (write b 1; write a 2).
Schedule : [r1].
```

	Initial	Prune (reg b)	ExploitReg	Collapse
1	а		0	
2	b			
3	$v_1 == 0$			0 == 0
4	<i>v</i> ₂ - <i>v</i> ₂			b - b
5	1			
6	2			
7 (a)	if v_3 then a else v_6			
8 (b)	if v_3 then v_4 else v_5			if v_3 then v_4 else 1

```
Registers : {a, b}.
Rule r1 :
  let x := read a in
  let y := read b in
  if x == 0 then
   write b (v - v)
  else
    (write b 1; write a 2).
Schedule : [r1].
```

	Initial	Prune (reg b)	ExploitReg	Collapse	Simplify
1	а		0		
2	b				
3	$v_1 == 0$			0 == 0	1
4	<i>v</i> ₂ - <i>v</i> ₂			b - b	
5	1				
6	2				
7 (a)	if v_3 then a else v_6				
8 (b)	if v_3 then v_4 else v_5			if v ₃ the	n v ₄ else 1
Example

We want to prove that when the initial value of a is 0, the final value of b is 0.

```
Registers : {a, b}.
Rule r1 :
  let x := read a in
  let y := read b in
  if x == 0 then
   write b (v - v)
  else
    (write b 1; write a 2).
Schedule : [r1].
```

	Initial	Prune (reg b)	ExploitReg	Collapse	Simplify	Collapse + Simplify
1	a 0					
2	b					
3	$v_1 == 0$			0 == 0	1	
4	<i>v</i> ₂ - <i>v</i> ₂			b - b		
5	1					
6	2					
7 (a)	if v_3 then a else v_6					
8 (b)	if v_3 then v_4 else v_5			if v ₃ the	n v ₄ else 1	b - b

Conclusion



We are able to:

- Develop hardware with the Kôika HDL
- Reason about its behavior (in particular, we proved our security mechanism correct!)
- Simulate it
- Synthesize it (the resulting processor runs on an actual FPGA board)

Future work

- Other security mechanisms (e.g. memory protection, privilege levels)
- ► Functional correctness wrt. Sail semantics
- ► Try to improve modularity
- ► Generalization of the IRR

Thank you!

